Design a 2:1 multiplexer using Verilog with inputs A, B, select S and output Y.
Contributed by Indicore