1:2 DeMultiplexer

Design a 1:2 DeMultiplexer circuit in Verilog.

Compiler Output
Waveform Viewer