1:4 DeMultiplexer

Design a 1:4 DeMultiplexer circuit in Verilog.

Compiler Output
Waveform Viewer